# Filter Design HDL Coder <u>Release Notes</u>

# Contents

Summary by Version	1
Version 2.1 (R2007b) Filter Design HDL Coder	4
Version 2.0 (R2007a) Filter Design HDL Coder	14
Version 1.5 (R2006b) Filter Design HDL Coder	29
Version 1.4 (R2006a) Filter Design HDL Coder	37
Version 1.3 (R14SP3) Filter Design HDL Coder	41
Version 1.2 (R14SP2) Filter Design HDL Coder	42
Version 1.1 (R14SP1) Filter Design HDL Coder	44
Compatibility Summary for Filter Design HDL Coder	46

# **Summary by Version**

This table provides quick access to what's new in each version. For clarification, see "About Release Notes" on page 1.

Version (Release)	New Features and Changes	Version Compatibility Considerations	Fixed Bugs and Known Problems	Related Documentation at Web Site
Latest Version V2.1 (R2007b)	Yes Details	Yes Summary	No	Printable Release Notes: PDF
				Current product documentation
V2.0 (R2007a)	Yes Details	No	No	No
V1.5 (R2006b)	Yes Details	Yes Summary	Bug Reports	No
V1.4 (R2006a)	Yes Details	Yes Summary	Bug Reports	No
V1.3 (R14SP3)	Yes Details	No	Bug Reports	No
V1.2 (R14SP2)	Yes Details	Yes Summary	Bug Reports	No
V1.1 (R14SP1)	Yes Details	Yes Summary	No	No

## **About Release Notes**

Use release notes when upgrading to a newer version to learn about new features and changes, and the potential impact on your existing files and

practices. Release notes are also beneficial if you use or support multiple versions.

If you are not upgrading from the most recent previous version, review release notes for all interim versions, not just for the version you are installing. For example, when upgrading from V1.0 to V1.2, review the New Features and Changes, Version Compatibility Considerations, and Bug Reports for V1.1 and V1.2.

#### **New Features and Changes**

These include

- New functionality
- Changes to existing functionality
- Changes to system requirements (complete system requirements for the current version are at the MathWorks Web site)
- Any version compatibility considerations associated with each new feature or change

#### **Version Compatibility Considerations**

When a new feature or change introduces a reported incompatibility between versions, its description includes a **Compatibility Considerations** subsection that details the impact. For a list of all new features and changes that have reported compatibility impact, see the "Compatibility Summary for Filter Design HDL Coder" on page 46.

Compatibility issues that are reported after the product has been released are added to Bug Reports at the MathWorks Web site. Because bug fixes can sometimes result in incompatibilities, also review fixed bugs in Bug Reports for any compatibility impact.

#### **Fixed Bugs and Known Problems**

MathWorks Bug Reports is a user-searchable database of known problems, workarounds, and fixes. The MathWorks updates the Bug Reports database as new problems and resolutions become known, so check it as needed for the latest information. Access Bug Reports at the MathWorks Web site using your MathWorks Account. If you are not logged in to your MathWorks Account when you link to Bug Reports, you are prompted to log in or create an account. You then can view bug fixes and known problems for R14SP2 and more recent releases.

The Bug Reports database was introduced for R14SP2 and does not include information for prior releases. You can access a list of bug fixes made in prior versions via the links in the summary table.

#### **Related Documentation at Web Site**

**Printable Release Notes (PDF).** You can print release notes from the PDF version, located at the MathWorks Web site. The PDF version does not support links to other documents or to the Web site, such as to Bug Reports. Use the browser-based version of release notes for access to all information.

**Product Documentation.** At the MathWorks Web site, you can access complete product documentation for the current version and some previous versions, as noted in the summary table.

## Version 2.1 (R2007b) Filter Design HDL Coder

**New Features and** Version **Fixed Bugs and** Related **Known Problems** Changes Compatibility **Documentation at Considerations** Web Site No Yes Yes-Details labeled Printable Release Details below as **Compatibility** Notes: PDF Considerations. Current product below. See also documentation Summary.

This table summarizes what's new in Version 2.1 (R2007b).

New features and changes introduced in this version are:

- "Storage of FIR Filter Coefficients in RAM or Register File" on page 4
- "Generate M-file Option Captures GUI Settings to Generated M-file" on page 5
- "MATLAB Style Rounding Mode Supported for HDL Code Generation" on page 7
- "New Code Generation Properties Supported" on page 7
- "Default Hardware Target for Synthesis Scripts Updated to Virtex-4" on page 8
- "Summary of GUI Enhancements and Revisions" on page 10

# Storage of FIR Filter Coefficients in RAM or Register File

In previous releases, Filter Design HDL Coder obtained filter coefficients from the filter object and directly coded them into the generated code. An HDL filter realization generated for a particular set of coefficients could not be used with a different set of coefficients.

For direct-form FIR filters, Filter Design HDL Coder now provides two command-line properties that let you generate a RAM or register file interface for loading coefficients, and test the interface. These properties are:

- CoefficientSource: This property specifies whether coefficients are directly coded, or stored in RAM or register file.
- TestbenchCoeffStimulus: This property specifies how the test bench tests the generated RAM or register file interface and the performance of the filter.

See "Specifying Storage of FIR Filter Coefficients in RAM or Register File" for a detailed description of this feature.

# Generate M-file Option Captures GUI Settings to Generated M-file

The new **Generate M-file** option of the Generate HDL dialog box makes command-line scripting of HDL filter code and test bench generation easier. The following figure shows the new option.

📣 Generate HDL (Dire	ct-Form FIR, order = 50)			
Filter settings				
Filter target language:	vhdl	-		
Name:	filter			
Target directory:	hdlsrc		Browse	
Architecture:	Fully parallel	*		
Coefficient multipliers:	multiplier	Ŧ		
Add pipeline registe	ers			
FIR adder style:	Linear	*		
Reset type:	Asynchronous	Ŧ	Optimize for HDL	
Reset asserted level :	Active-high	Ŧ		
Clock Inputs:	Single	7	More HDL Settings	
Test bench settings				
Name: filter_tb		🔽 Impu	ulse response	
		🔽 Step	o response	
VHDL file		🔽 Ran	np response	
│ │		🔽 Chir	p response	
, comey me		🔽 Whi	ite noise response	
ModelSim .do file		🗖 Use	r defined response	
More Test Bench Se	ttings			
Script settings				
EDA Tool Script	s	🗖 Ger	nerate M-file	
			Generate Close	Help

By default, Generate M-file is cleared.

When you select **Generate M-file** and generate code, Filter Design HDL Coder captures all nondefault HDL code and test bench generation settings from the GUI and writes out an M-file that you can use to regenerate HDL code for the filter. For detailed information, see "Capturing Code Generation Settings to an M-File".

# MATLAB Style Rounding Mode Supported for HDL Code Generation

Filter Design HDL Coder now supports the fixed-point Round rounding mode for HDL code generation. This rounding mode behaves identically to the MATLAB<sup>®</sup> round function.

#### **Compatibility Considerations**

In previous releases, Filter Design HDL Coder did not support this rounding behavior in generated HDL code. When generating code from a filter that had the RoundMode property set to Round, Filter Design HDL Coder used nearest rounding mode instead. (See "Rounding Behavior in Generated HDL Code" on page 40 for a detailed description of the rounding behavior in previous releases.)

If you have scripts or other programs that generate HDL code from filter objects that have the RoundMode property set to Round, the behavior of your generated HDL filters may differ from results obtained from previous releases of Filter Design HDL Coder. You may want to update your scripts accordingly.

## **New Code Generation Properties Supported**

Filter Design HDL Coder supports two new code generation properties:

- InstancePrefix: This property specifies a string to be prefixed to component instance names in generated code. The default string is u\_.
- VectorPrefix: This property specifies a string to be prefixed to vector names in generated VHDL code. The default string is vector\_of\_.

**Note** VectorPrefix is supported only for VHDL code generation

You can view and edit these new properties via the **Instance prefix** and **Vector prefix** edit fields on the **General** pane of the More HDL Settings dialog box, shown in the following figure.

📣 More HDL Settings			
General Ports Adva	nced		
Comment in header:			
Verilog file extension:	v	VHDL file extension:	.vhd
Coefficient prefix:	coeff	Package postfix:	_pkg
Entity conflict postfix:	Lentity	Split entity and arch	itecture
Reserved word postfix:	_rsvd	Split entity file postfix:	Lentity
Clocked process postfix:	process	Split arch, file postfix:	Larch
Instance prefix:	u_	Vector prefix:	vector_of_
	OK Cancel	Help Apply	

See also:

- "Setting a Prefix for Component Instance Names"
- "Setting a Prefix for Vector Names"

#### Default Hardware Target for Synthesis Scripts Updated to Virtex-4

The default hardware target string in generated synthesis scripts now specifies:

• technology option: VIRTEX4

In previous releases, this option defaulted to VIRTEX2.

• part option: XC4VSX35

In previous releases, this option defaulted to XC2V500.

These updates affect the default value for the  ${\tt HDLSynthTerm}$  property. The default is:

```
['set_option -technology VIRTEX4\n',...
'set_option -part XC4VSX35\n',...
'set_option -synthesis_onoff_pragma 0\n',...
'set_option -frequency auto\n',...
'project -run synthesis\n']
```

The default value for the HDLSynthTerm property appears in the **Synthesis termination** field of the EDA Tool Scripts dialog box, as shown in the following figure.

📣 EDA Tool Scripts	5			X
EDA Tool Scripts-				
🔽 Generate EDA s	cripts			
Compilation script Simulation script Synthesis script	Synthesis file p Synthesis initi project -new		utel	
		200. pi ( 11		
	Synthesis con	nmand:		
	add_file %s\r	n		
	Synthesis tern	nination:		
	XC4VSX35\r	echnology VIRTE nset_option -synt n -frequency aut	hesis_onoff_pra	
[	OK	Cancel	Help	Apply

See also "Generating Scripts for EDA Tools".

#### **Compatibility Considerations**

If you have existing MATLAB code that generates synthesis scripts using the previous defaults for technology or part, you may want to update your code and regenerate synthesis scripts.

### Summary of GUI Enhancements and Revisions

For Version 2.1, revisions and enhancements have been made to the Filter Design HDL Coder GUI.

#### **Generate HDL Dialog Box**

The following figure shows the Generate HDL dialog box. Revisions and enhancements to this dialog box include:

- The new **Generate M-file** option. When you select this option, the code generator captures all nondefault HDL code and test bench generation settings from the GUI and writes out an M-file that you can use to reconstruct the filter and regenerate HDL code. See "Generate M-file Option Captures GUI Settings to Generated M-file" on page 5 for details.
- The **EDA Tool Scripts** button and the **Generate M-file** option are grouped together in a new **Script settings** section.

📣 Generate HDL (Dire	ct-Form FIR, order = 50)			_ 🗆 🗙
_ Filter settings				
Filter target language:	vhdl	<b>-</b>		
Name:	filter			
Target directory:	hdlsrc		Browse	
Architecture:	Fully parallel	-		
Coefficient multipliers:	multiplier	-		
Add pipeline registe	rs			
FIR adder style:	Linear	*		
Reset type:	Asynchronous	•	Coptimize for HDL	
Reset asserted level :	Active-high	-		
Clock Inputs:	Single		More HDL Settings	
Test bench settings				
		🔽 Impu	ulse response	
Name: filter_tb			o response	
VHDL file			ip response	
			p response	
Verilog file				
ModelSim .do file			te noise response	
			r defined response	
More Test Bench Se	ttings			
Script settings				
EDA Tool Script	s	🗖 Ger	nerate M-file	
			Generate Close	Help

#### More HDL Settings Dialog Box

The **General** pane of the More HDL Settings dialog box supports the new **Instance prefix** and **Vector prefix** properties, as shown in the following figure. See "New Code Generation Properties Supported" on page 7 for details.

📣 More HDL Settings			
General Ports Adva	nced		
Comment in header:			
Verilog file extension:	.v.	VHDL file extension:	whd
Coefficient prefix:	coeff	Package postfix:	_pkg
Entity conflict postfix:	_entity	Split entity and arch	itecture
Reserved word postfix:	rsvd	Split entity file postfix:	Lentity
Clocked process postfix:	process	Split arch, file postfix:	Larch
Instance prefix:	u	Vector prefix:	vector_of_
1	OK Cancel	Help	

#### **EDA Tool Scripts Dialog Box**

In the EDA Tool Scripts dialog box, the default value for the **Synthesis termination** field has changed (see "Default Hardware Target for Synthesis Scripts Updated to Virtex-4" on page 8) as shown in the following figure.

EDA Tool Scripts EDA Tool Scripts Generate EDA s	
Compilation script Simulation script Synthesis script	Synthesis file postfix: _synplify.tcl Synthesis initialization: project -new %s.prj\n Synthesis command: add_file %s\n
	Synthesis termination: set_option -technology VIRTEX4\nset_option -part XC4VSX35\nset_option -synthesis_onoff_pragma 0\nset_option -frequency auto\nproject -run synthesis\n
۱۲	OK Cancel Help Apply

## Version 2.0 (R2007a) Filter Design HDL Coder

This table summarizes what's new in Version 2.0 (R2007a).

New Features and Changes	Version Compatibility Considerations	Fixed Bugs and Known Problems	Related Documentation at Web Site
Yes Details below	No	No	No

New features and changes introduced in this version are:

- "Farrow Filter Code Generation" on page 14
- "Code Generation Support for Polyphase Sample Rate Converters (mfilt.firsrc)" on page 15
- "filterbuilder Supports HDL Code Generation" on page 15
- "fdhdltool Function Opens Generate HDL Dialog Box from MATLAB Command Line" on page 17
- "GUI Enhancements and Revisions" on page 17
- "EDA Tool Scripts Dialog Box" on page 22
- "Multiple Clocks Supported for Multirate Filters with Distributed Arithmetic and Fully Serial Architectures" on page 26

### **Farrow Filter Code Generation**

Filter Design HDL Coder 2.0 supports HDL code generation for Farrow filters. The Farrow filter structures supported are:

- farrow.fd
- farrow.linearfd

A Farrow filter differs from a conventional filter because it has a fractional delay input in addition to a signal input. The fractional delay input enables the use of time-varying delays, as the filter operates. The fractional delay input receives a signal taking on values between 0 and 1.0. For general

information how to construct and use Farrow filters in MATLAB, see the farrow function reference section of the Filter Design Toolbox documentation.

Filter Design HDL Coder provides generatetb and generatehdl properties and equivalent GUI options that let you :

- Define the fractional delay port name used in generated code.
- Apply a variety of test bench stimulus signals to the fractional delay port, or define your own stimulus signal.

See "Generating Code for Farrow Filters" in the Filter Design HDL Coder User's Guide for a complete description of this feature.

# Code Generation Support for Polyphase Sample Rate Converters (mfilt.firsrc)

Filter Design HDL Coder 2.0 supports code generation for direct-form FIR polyphase sample rate converters (mfilt.firsrc). mfilt.firsrc is a multirate filter structure that combines an interpolation factor and a decimation factor, allowing you to perform fractional interpolation or decimation on an input signal.

For detailed information on this feature, see "Generating Code for Polyphase Sample Rate Converters" in the Filter Design HDL Coder User's Guide.

## filterbuilder Supports HDL Code Generation

You can now use the filterbuilder tool to generate HDL code for any filter object designed in filterbuilder. The filterbuilder GUI now includes a **Code Generation** pane (shown in the following figure).

Lowpass Design Lowpass Design Design a lowpass filter.	×
Save variable as: Hlp	View Filter Response
Main Data Types Code Generation	
You can generate synthesizable VHDL ar from the designed filter.	d Verilog code along with test benches
	Generate HDL
M-Code	
You can generate M-code for your filter de	esign. Generate M-Code
Simulink Model You can generate simulink blocks and su	nsustems from your designed filters
	Generate Model
-	
ОК С	ancel Help Apply

- 1 To generate HDL code from filterbuilder:
- 2 Click the Code Generation tab.
- **3** In the **Code Generation** pane, click the **Generate HDL** button. This opens the Generate HDL dialog box, passing in the current filter object from filterbuilder.
- **4** Set the desired code generation and test bench options and generate code in the Generate HDL dialog box.

See also "GUI Enhancements and Revisions" on page 17 to learn about changes that have been made to the Generate HDL dialog box and its subordinate dialog boxes.

# fdhdltool Function Opens Generate HDL Dialog Box from MATLAB Command Line

fdhdltool is a convenience function that lets you open the Generate HDL dialog box from the MATLAB command line.

The command syntax is

```
fdhdltool(Hd)
```

where Hd is a filter object.

The fdhdltool function is particularly useful when you need to use the Filter Design HDL Coder GUI to generate HDL code for filter structures that are not supported by FDATool or filterbuilder. For example, the following commands create a Farrow linear fractional delay filter object Hd, which is passed in to the fdhdltool function.

```
D = .3;
Hd = farrow.linearfd(D);
Hd.arithmetic = 'fixed';
fdhdltool(Hd);
```

fdhdltool operates on a copy of the filter object, rather than the original object in the MATLAB workspace. Any changes made to the original filter object after fdhdltool is invoked will not affect the copy and will not update the Generate HDL dialog box.

The naming convention for the copied object is *filt*\_copy, where *filt* is the name of the original filter object.

#### **GUI Enhancements and Revisions**

For release 2.0, significant revisions and enhancements have been made to the Filter Design HDL Coder GUI.

📣 Generate HDL (Dire	ct-Form FIR, order = 50)		
Filter settings			
Filter target language:	VHDL	*	
Name:	filter		
Target directory:	hdisrc	Browse	
Architecture:	Fully parallel	×	
Coefficient multipliers:	Multiplier	*	
Add pipeline registe	ers		
FIR adder style:	Linear	<b>•</b>	
Reset type:	Asynchronous	Optimize for HDL	
Reset asserted level :	Active-high	•	
Clock Inputs:	Single	V	
More HDL Settings	EDA Tool Scrip	ts	
_ Test bench settings_			
Name: top_tb		🔽 Impulse response	
rome. pop_ro		🔽 Step response	
VHDL file		🔽 Ramp response	
Verilog file		🔽 Chirp response	
		🔽 White noise response	
ModelSim .do file		User defined response	
More Test Bench Se	ttings		
		Generate Close	Help

The preceding figure shows the Generate HDL dialog box. Revisions and enhancements to this dialog box include:

• The new **EDA Tool Scripts** button opens the EDA Tool Scripts dialog box, which lets you set properties that control generation of script files

for third-party electronic design automation (EDA) tools. See "EDA Tool Scripts Dialog Box" on page 22.

- The **More HDL Settings** button opens the More HDL Settings dialog box, which replaces the HDL Options dialog box.
- The **More Test Bench Settings** button opens the More Test Bench Settings dialog box, which replaces the Test Bench Options dialog box.

#### More HDL Settings Dialog Box

The More HDL Settings dialog box differs slightly from the HDL Settings dialog box, which it replaces.

In the **Ports** pane, when the current filter object is a Farrow filter (see "Farrow Filter Code Generation" on page 14), the new **Fractional delay port** field is displayed, as shown in the following figure.

-	More HDL Settings			
	General Ports Adva	nced		
	Input port:	filter_in	Clock port:	cik
	Fractional delay port:	filter_fd	Clock enable port:	clk_enable
	Input data type:	std_logic_vector	Reset input port:	reset
	Output port:	filter_out		
	Output data type:	std_logic_vector	🔽 Add input regist	er
	Clock enable output port:	ce_out	Add output regi	ster
		OK Cancel He	lp Apply	

For all other filter types, the **Fractional delay port** field is omitted, as shown in the following figure.

-	More HDL Settings			
	General Ports Adva	nced		
	Input port:	filter_in	Clock port:	clk
			Clock enable port:	clk_enable
	Input data type: Output port:	std_logic_vector	Reset input port:	reset
	Output data type:	std_logic_vector	🔽 Add input regist	ter
	Clock enable output port:	ce_out	🔽 Add output regi	ster
		OK Cancel He	Apply	

#### More Test Bench Settings Dialog Box

The More Test Bench Settings dialog box differs slightly from the Test Bench Settings dialog box, which it replaces.

When the current filter object is a Farrow filter (see "Farrow Filter Code Generation" on page 14), the new **Fractional delay stimulus** and **User defined stimulus** options are displayed, as shown in the following figure.

-	📣 More Test Bench Settings 📃 🔳 🗙						
	Force clock enable						
	Force clock						
	Clock high time (ns):	β					
	Clock low time (ns):	þ					
	Force reset						
	Hold Time (ns):	2					
	Error margin (bits):						
	Simulator flags:						
	Fractional delay stimulus:	Get value from 🝷					
	User defined stimulus:						
	OK Cancel	Help Apply					

For all other filter types, the **Fractional delay stimulus** and **User defined stimulus** options are omitted, as shown in the following figure.

🔸 More Test Bench Settings 📃 🔲 🗙						
I Force clock enable						
Force clock						
Clock high time (ns):	5					
Clock low time (ns):	5					
✓ Force reset						
Hold Time (ns):	2					
Error margin (bits):	1e-9					
Simulator flags:						
OK Cancel	Help Apply					

## **EDA Tool Scripts Dialog Box**

The new EDA Tool Scripts dialog box lets you set all options that control generation of script files for third-party electronic design automation (EDA) tools. In previous releases, script generation options were available only through generatehdl properties.

To open the EDA Tool Scripts dialog box, click on the **EDA Tool Scripts** button in the Generate HDL dialog box (shown in the following figure).

📣 Generate HDL (Dire	ct-Form FIR, order = 50)			_ 🗆 🗙
Fitter settings				
Filter target language:	VHDL	*		
Name:	filter			
Target directory:	hdlsrc		Browse	
Architecture:	Fully parallel	•		
Coefficient multipliers:	Multiplier	*		
🗖 Add pipeline registe	ers			
FIR adder style:	Linear	*		
Reset type:	Asynchronous	•	Optimize for HDL	
Reset asserted level :	Active-high	*		
Clock Inputs:	Single	7		
More HDL Settings	EDA Tool Script	ts		
Test bench settings				
Name: top_tb		🔽 Impu	lse response	
rome: pop_ro		🔽 Step	response	
VHDL file		🔽 Ram	p response	
│ │		🔽 Chirp	o response	
		🔽 Whit	e noise response	
🔲 ModelSim .do file		🔲 User	defined response	
More Test Bench Se	ttings			
			Generate Close	Help

The following figures show the three panes of the EDA Tool Scripts dialog box.

The **Compilation script** pane displays options related to customizing scripts for compilation of generated VHDL or Verilog code.

📣 EDA Tool Se	ripts				×				
EDA Tool Scripts-									
Generate EDA scripts									
Compilation :		Compile file po	ostfix: _compile.d	0					
Simulation so Synthesis sc		Compile initiali	zation:						
Jynnesis sc	npc	vlib work\n							
		Compile comm	and for VHDL:						
		vcom %s %s'	<b>vn</b>						
		Compile comm	and for Verilog:						
		vlog %s %s\r	1						
		Compile termin	nation:						
		OK	Cancel	Help	Apply				

The **Simulation script** pane displays options related to customizing scripts for HDL simulators.

teDA Tool Scripts		×		
EDA Tool Scripts-		_		
Generate EDA s	cripts			
Compilation script Simulation script Synthesis script	Simulation file postfix: sim.do Simulation initialization: onbreak resume\nonerror resume\n Simulation command: vsim work.%s\n Simulation waveform viewing command: add wave sim:%s\n			
	Simulation termination: run -all\n			
	OK Cancel Help Apply			

The **Synthesis script** pane displays options related to customizing scripts for synthesis tools.

📣 EDA Tool Script:	5			×		
EDA Tool Scripts-						
🔽 Generate EDA	scripts					
Compilation script	Synthesis file po	ostfix: _synplify.	tcl			
Simulation script Synthesis script	Synthesis initiali	ization:				
Cyrrates senpe	project -new %	śs.prj\n				
	Synthesis command:					
	add_file %s\n					
	Synthesis termination:					
	set_option -technology VIRTEX2\nset_option -part XC2V500\nset_option -synthesis_onoff_pragma					
	O\nset_option -frequency auto\nproject -run synthesis\n					
	1					
	ОК	Cancel	Help	Apply		

See "Generating Scripts for EDA Tools" for a detailed description of script generation options.

### Multiple Clocks Supported for Multirate Filters with Distributed Arithmetic and Fully Serial Architectures

In previous releases, for multirate filters with a distributed arithmetic (DA) or fully serial architecture specified, the **Clock inputs** options was set to Single and disabled.

Filter Design HDL Coder 2.0 supports specification of either single or multiple clock inputs for multirate filters with a DA or fully serial architecture.

For example, in the following figure, the **Clock inputs** option was set to Multiple for a direct-form FIR polyphase interpolator (mfilt.firinterp). with a DA architecture.

Generate HDL (Dire	ct-Form FIR Polyphase In	terpola	tor, order = 47	7)	_ []
Filter settings					
Filter target language:	VHDL	+			
Name:	filter				
Target directory:	hdlsrc		Browse		
Architecture:	Distributed arithmetic (DA)	*	LUT Partition:	888	
Coefficient multipliers:	Multiplier	Ŧ	DA Radix:	2	
🗖 Add pipeline registe	rs				
FIR adder style:	Tree	7			
Reset type:	Asynchronous	Ŧ	🥅 Optimize f	or HDL	
Reset asserted level :	Active-high	-			
Clock Inputs:	Multiple	-			
More HDL Settings	EDA Tool Script	S			
Name: top_tb		🔲 Imp	ulse response		
,		🔽 Ste	p response		
VHDL file		🔽 Rai	mp response		
🔲 Verilog file			rp response		
ModelSim .do file			nite noise respon er defined respoi		
More Test Bench Se	ttings		er denned respoi	nse	

**Note** For multirate filters with the Partly serial architecture option selected, the **Clock inputs** options is set to Single and disabled.

See also:

- "Distributed Arithmetic for FIR Filters" in the *Filter Design HDL Coder User's Guide* for a complete description of DA related options and properties.
- "Speed vs. Area Optimizations for FIR Filters" in the *Filter Design HDL* Coder User's Guide for a complete description of serial architectures.

## Version 1.5 (R2006b) Filter Design HDL Coder

New Features and Changes	Version Compatibility Considerations	Fixed Bugs and Known Problems	Related Documentation at Web Site
Yes Details below	Yes—Details labeled as <b>Compatibility</b> <b>Considerations</b> , below. See also Summary.	Bug Reports	No

This table summarizes what's new in Version 1.5 (R2006b).

New features and changes introduced in this version are

- "Distributed Arithmetic Support for FIR Filters" on page 29
- "Multirate Support for Fully Serial Architectures" on page 31
- "Generate HDL Dialog Box Supports All Parallel and Serial Architecture Options" on page 32
- "Enhanced Code Generation for Symmetric Multirate FIR Filters" on page 35
- "EDAScriptGeneration Property Added" on page 35
- "ResetValue Property Merged with ResetAssertedLevel Property" on page 35
- "Clock EnableValue for Test Benches Always Active-High" on page 36

### **Distributed Arithmetic Support for FIR Filters**

Filter Design HDL Coder now supports Distributed Arithmetic (DA) in HDL code generated for several single-rate and multirate FIR filter structures. DA is a widely-used technique for implementing sum of products computations without use of multipliers. Designers frequently use DA to build efficient Multiply-Accumulate Circuitry (MAC) for filters and other DSP applications.

DA code generation is supported for fixed-point realizations of the following FIR filter structures:

- dfilt.dffir
- dfilt.dfsymfir
- dfilt.dfasymfir
- mfilt.firdecim
- mfilt.firinterp

You can enable and control DA code generation using generatehdl properties provided for that purpose, or by selecting the Distributed Arithmetic (DA) option from the **Architecture** pop-up menu in the Generate HDL dialog box (shown in the following figure).

See "Distributed Arithmetic for FIR Filters" in the Filter Design HDL Coder documentation for a complete description of DA related options and properties.

Generate HDL (Dire	ct-Form FIR, order = 4)		
_HDL filter			
Filter target language:	VHDL	*	
Name:	filter		
Target directory:	hdisrc	Browse	
Architecture:	Distributed arithmetic (DA)	) 🔽 LUT Partition: 3 2	
Coefficient multipliers:	Multiplier	DA Radix: 2	
🗌 Add pipeline registe	rs		
FIR adder style:	Tree	<b>F</b>	
Reset type:	Asynchronous	Optimize for HDL	
Reset asserted level:	Active-high	×	
Clock Inputs:	Single	HDL Options	
. Test bench types			
Name: filter tb		🔽 Impulse response	
name. Inter to		🔽 Step response	
VHDL file		🔽 Ramp response	
Verilog file		Chirp response	
, sniog no		🔽 White noise response	
ModelSim .do file		User defined response	
Test Bend	h Options		
		Generate Close He	elp

## Multirate Support for Fully Serial Architectures

Filter Design HDL Coder 1.5 adds support for generation of fully serial architectures for the following multirate filter types:

- mfilt.firdecim
- mfilt.firinterp

The following table summarizes the filter types that are available for parallel and serial architecture choices in Filter Design HDL Coder 1.5. See "Speed vs. Area Optimizations for FIR Filters" in the Filter Design HDL Coder User's Guide for a full description of these options.

Architecture	Available for Filter Types
Fully parallel (default)	All filter types that are supported for HDL code generation
Fully serial	• dfilt.dffir
	• dfilt.dfsymfir
	• dfilt.dfasymfir
	• mfilt.firdecim
	• mfilt.firinterp
Partly serial	• dfilt.dffir
	• dfilt.dfsymfir
	• dfilt.dfasymfir
Cascade serial	• dfilt.dffir
	• dfilt.dfsymfir
	• dfilt.dfasymfir

# Generate HDL Dialog Box Supports All Parallel and Serial Architecture Options

Previously, the **Architecture** pop-up menu on the HDL Options dialog box provided a choice between two basic (Fully parallel or Fully serial) architectures. Other architecture options were available only by setting generatehdl properties (ReuseAccum and SerialPartition).

In Filter Design HDL Coder 1.5, the Generate HDL dialog box supports the full range of architecture options. As shown in the following figure, the **Architecture** pop-up menu now includes Partly serial and Cascade serial options.

Generate HDL (Direc	t-Form FIR, order = 50	D)		
.HDL filter				
Filter target language:	VHDL	-		
Name:	filter			
Target directory:	hdisrc		Browse	
Architecture:	Fully parallel	*		
Coefficient multipliers:	Fully parallel			
Add pipeline register	Fully serial			
	Cascade serial			
FIR adder style:	Distributed arithmetic (D/	4)		
Reset type:	Asynchronous	*	Coptimize for H	HDL
Reset asserted level:	Active-high	-		
Clock inputs:	Single	~		HDL Options
. Test bench types				
Name: filter tb		🔽 Imp	ulse response	
Name:  filter_tb		🔽 Ste	p response	
VHDL file		🔽 Rar	mp response	
_		🔽 Chi	rp response	
Verilog file			ite noise response	
ModelSim .do file				
			er defined response	
Test Benc	h Options			
			Generate	Close Help

When the Partly serial or Cascade serial option is selected, the Generate HDL dialog box displays the **Serial Partition** field (shown in the following figure). See "Speed vs. Area Optimizations for FIR Filters" in the Filter Design HDL Coder User's Guide for a full description of serial and parallel architecture options.

📕 Generate HDL (Dire	ct-Form FIR, order = 5	0)
HDL filter		
Filter target language:	VHDL	×
Name:	filter	
Target directory:	hdisrc	Browse
Architecture:	Partly serial	Serial Partition: 26 25
Coefficient multipliers:	Multiplier	<b>•</b>
🔲 Add pipeline registe	rs	
FIR adder style:	Linear	×
Reset type:	Asynchronous	Optimize for HDL
Reset asserted level:	Active-high	Y
Clock inputs:	Single	T HDL Options
Test bench types		
Name: filter_tb		. 🔽 Impulse response
Hamo: [mor_to		✓ Step response
VHDL file		Ramp response
└ Verilog file		✓ Chirp response
		🔽 White noise response
🥅 ModelSim .do file		User defined response
Test Bend	ch Options	
		Generate Close Help

**Note** The **Architecture** pop-up menu also includes the new Distributed arithmetic (DA) option (see "Distributed Arithmetic Support for FIR Filters" on page 29).

# Enhanced Code Generation for Symmetric Multirate FIR Filters

In this release, Filter Design HDL Coder enhances code generation for Direct-Form FIR Polyphase Decimator (mfilt.firdecim) filters by using the symmetry in polyphase coefficients for each FIR subfilter. The code generator inserts adders before multipliers to sum the input samples that correspond to the symmetric taps.

## **EDAScriptGeneration Property Added**

The EDAScriptGeneration property controls the generation of script files. By default, EDAScriptGeneration is set 'on'. To disable script generation, set EDAScriptGeneration to 'off', as in the following example:

```
generatehdl(Hd, 'EDAScriptGeneration', 'off')
```

See "Generating Scripts for EDA Tools" in the Filter Design HDL Coder User's Guide for further information.

# ResetValue Property Merged with ResetAssertedLevel Property

In previous releases, the ResetValue property (or the **Reset value** option in the Test Bench Options dialog box) allowed test bench reset input signal levels (active-high or active-low) to be set independently from the level specified for resets in the generated filter code.

In this release, the ResetValue property has been merged with the ResetAssertedLevel property (**Reset asserted level** menu in the **HDL** filter pane of the Generate HDL dialog box). The **Reset asserted level** setting determines the rest level for both filter and test bench reset input signals, ensuring consistency among reset signals.

#### **Compatibility Considerations**

If you have existing M-file scripts or saved FDATool settings that rely on setting the ResetValue property independently of ResetAssertedLevel, you should change them to use only ResetAssertedLevel.

# Clock EnableValue for Test Benches Always Active-High

The clock enable value for test benches is now always active-high. The ClockEnableValue property and the corresponding **Clock enable value** option in the Test Bench Options dialog box have been removed. Setting an active-low clock enable value for test benches is no longer supported.

#### **Compatibility Considerations**

You should remove any code that sets or references the ClockEnableValue property from your existing M-file scripts.

# Version 1.4 (R2006a) Filter Design HDL Coder

New Features and Changes	Version Compatibility Considerations	Fixed Bugs and Known Problems	Related Documentation at Web Site
Yes Details below	Yes—Details labeled as <b>Compatibility</b> <b>Considerations</b> , below. See also Summary.	Bug Reports at Web site	No

This table summarizes what's new in V1.4 (R2006a):

New features and changes introduced in this version are

- "Speed vs. Area Tradeoff Options for FIR Filters" on page 37
- "Code Generation Support for Delay Filter" on page 39
- "Rounding Behavior in Generated HDL Code" on page 40

### Speed vs. Area Tradeoff Options for FIR Filters

Filter Design HDL Coder 1.4 provides options that extend your control over speed vs. area tradeoffs in the realization of single-rate direct-form FIR filter designs.

This release note summarizes the new options. See "Speed vs. Area Optimizations for FIR Filters" in the Filter Design HDL Coder User's Guide for full details and examples. Further examples are given in the HDL Serial Architectures for FIR Filters demo (hdlserialfir.m).

To achieve the desired speed vs. area tradeoff, you can either specify a *fully parallel* architecture for generated HDL filter code, or choose one of several *serial* architectures. The following architectures are supported:

• *Fully parallel*: This is the default option. A fully parallel architecture uses a dedicated multiplier and adder for each filter tap; all taps execute in parallel. A fully parallel architecture is optimal for speed. However,

it requires more multipliers and adders than a serial architecture, and therefore consumes more chip area.

- *Fully serial*: A fully serial architecture conserves area by reusing multiplier and adder resources sequentially. For example, a four-tap filter design would use a single multiplier and adder, executing a multiply/accumulate once for each tap. The multiply/accumulate section of the design runs at four times the filter's input/output sample rate. This saves area at the cost of some speed loss and higher power consumption.
- *Partly serial*: Partly serial architectures cover the full range of speed vs. area tradeoffs that lie between the two extreme cases, fully parallel and fully serial architectures.

In a partly serial architecture, the filter taps are grouped into a number of serial *partitions*. The taps within each partition execute serially, but the partitions execute in parallel with respect to one another. The outputs of the partitions are summed at the final output.

• *Cascade-serial*: A cascade-serial architecture closely resembles a partly serial architecture. As in a partly serial architecture, the filter taps are grouped into a number of serial partitions that execute in parallel with respect to one another. However, the accumulated output of each partition is cascaded to the accumulator of the previous partition. The output of all partitions is therefore computed at the accumulator of the first partition. This technique is termed *accumulator reuse*. No final adder is required, which saves area.

The full range of parallel/serial architecture options is supported by new properties passed in to the generatehdl command.

Alternatively, you can use the new **Architecture** option on the HDL Options dialog box (see the following figure) to choose between the basic Fully Parallel or Fully Serial architectures.

🖊 Generate HDL (Direct-Form FIR, order = 50)			_ 🗆 ×	
HDL filter				
Filter target language:	VHDL	Ŧ		
Name:	filter			
Target directory:	hdlsrc	Browse	]	
Reset type:	Asynchronous	Architecture:	Fully parallel	-
Reset asserted level:	Active-high	Coeff multipliers:	Multiplier	-
Doptimize for HDL		🔲 Add pipeline re	egisters	
		FIR adder style:	Linear	-
	HDL Options	Clock Inputs:	Single	-
Test bench types				
Name: filter_tb		🔽 Impulse respo	nse	
inter_to		🔽 Step response	e	
VHDL file		🔽 Ramp respons	se	
└ Verilog file		🔽 Chirp respons	e	
j veniog nie		🔽 White noise re	esponse	
ModelSim .do file		🔲 User defined r	response	
Test Bend	ch Options			
		Gene	rate Close	Help

The new options are supported for the following filter types:

- dfilt.dffir
- dfilt.dfsymfir
- dfilt.dfasymfir

#### **Code Generation Support for Delay Filter**

Filter Design HDL Coder now supports code generation for the Delay filter type (dfilt.delay). See the Signal Processing Toolbox documentation for information on this filter type.

The Delay filter is often used in a cascade with other filter types. See "Generating Code for Cascade Filters" Filter Design HDL Coder User's Guide for general considerations on using cascade filters in code generation.

### **Rounding Behavior in Generated HDL Code**

In Release 2006a, filter objects (and fixed-point arithmetic in general) support a fixed-point rounding mode (Round) that behaves identically to the MATLAB<sup>®</sup> round function. However, Filter Design HDL Coder does not support this rounding behavior in generated HDL code. When generating code from a filter that has the RoundMode property set to Round, Filter Design HDL Coder uses Nearest rounding mode instead. A warning is issued when code generation is initiated, as shown in the following example.

```
b = [0.05 0.9 0.05];
Hd = dfilt.dffir(b);
Hd.arithmetic = 'fixed';
Hd.FilterInternals = 'SpecifyPrecision';
Hd.RoundMode = 'Round';
generatehdl(Hd);
Warning: RoundMode 'round' is not supported for HDL generation. Using 'nearest' instead.
.
.
.
#### Successful completion of VHDL code generation process for filter: Hd
```

If you are generating code from a fixed-point filter created in FDATool, this situation does not occur because the FDATool **Round towards** menu does not include the Round option.

#### **Compatibility Considerations**

Before generating HDL code from your existing filter objects, check the RoundMode property and if it is set to Round, use another mode to avoid the warning.

## Version 1.3 (R14SP3) Filter Design HDL Coder

New Features and Changes	Version Compatibility Considerations	Fixed Bugs and Known Problems	Related Documentation at Web Site
Yes Details below	No	Bug Fixes	No

This table summarizes what's new in V1.3 (R14SP3):

New features and changes introduced in this version are

- "Generating Scripts for EDA Tools" on page 41
- "Test Bench Generation Improved for Multirate Filters" on page 41

### **Generating Scripts for EDA Tools**

Filter Design HDL Coder now supports generation of script files for third-party Electronic Design Automation (EDA) tools. These scripts let you compile and simulate generated HDL code and/or synthesize generated HDL code.

Using the defaults, you can automatically generate scripts for the following tools:

- Mentor Graphics ModelSim SE/PE HDL simulator
- The Synplify family of synthesis tools

See "Generating Scripts for EDA Tools" in the Filter Design HDL Coder User's Guide for a detailed description.

### **Test Bench Generation Improved for Multirate Filters**

The speed of generation of large test bench files for multirate filters has been improved significantly for this release.

## Version 1.2 (R14SP2) Filter Design HDL Coder

New Features and Changes	Version Compatibility Considerations	Fixed Bugs and Known Problems	Related Documentation at Web Site
Yes Details below	Yes—Details labeled as <b>Compatibility</b> <b>Considerations</b> , below. See also Summary.	Bug Fixes	No

This table summarizes what's new in V1.2 (R14SP2):

New features and changes introduced in this version are

- "Additional Multirate and Discrete Filter Types Supported" on page 42
- "Code Generation Support for Interpolating Filters in Cascades" on page 43
- "InitializeRealSignals Property and GUI Option Removed" on page 43

#### Additional Multirate and Discrete Filter Types Supported

The Filter Design HDL Coder now adds code generation support for the following multirate and discrete filter types:

- Direct-Form FIR Polyphase Interpolator (mfilt.firinterp)
- Direct-Form FIR Polyphase Decimator (mfilt.firdecim)
- FIR Hold Interpolator (mfilt.holdinterp)
- FIR Linear Interpolator (mfilt.linearinterp)
- Discrete-Time Scalar (dfilt.scalar)

For a complete list of filter structures supported for code generation, see "Key Features and Components" in the Filter Design HDL Coder online documentation.

# Code Generation Support for Interpolating Filters in Cascades

In the previous release, only decimators and/or single-rate filter structures could be included in a cascade for code generation purposes.

The Filter Design HDL Coder 1.2 now supports code generation for cascades that include interpolators. You can generate code for cascades that combine the following filter types:

- Decimators and/or single-rate filter structures
- Interpolators and/or single-rate filter structures

Code generation for cascades that include both decimators and interpolators is not currently supported, however.

See also "Generating Code for Cascade Filters" in the Filter Design HDL Coder online documentation.

#### InitializeRealSignals Property and GUI Option Removed

Filter Design HDL Coder Version 1.2 always initializes signals of type REAL with a value of 0.0.

In previous releases, initialization code for real signals was generated optionally. Generation of such initialization code was controlled by the InitializeRealSignals property and the corresponding **Initialize real signals** option in the **Advanced** pane of the HDL Options dialog box. The **Initialize real signals** option is no longer supported and has been removed from the **Advanced** pane. The InitializeRealSignals property is set to 'on' and is no longer user settable.

#### **Compatibility Considerations**

Consider removing code that sets the InitializeRealSignals property.

## Version 1.1 (R14SP1) Filter Design HDL Coder

New Features and Changes	Version Compatibility Considerations	Fixed Bugs and Known Problems	Related Documentation at Web Site
Yes Details below	Yes—Details labeled as <b>Compatibility</b> <b>Considerations</b> , below. See also Summary.	No	No

This table summarizes what's new in V1.1 (R14SP1):

New features and changes introduced in this version are

- "Multirate Filter Support" on page 44
- "Cascade Filter Support" on page 44
- "CoeffPrefix Property Replaces CoeffName Property" on page 45

#### **Multirate Filter Support**

The Filter Design HDL Coder now supports code generation for several types of multirate filters:

- Cascaded Integrator Comb (CIC) interpolation (mfilt.cicdecim)
- Cascaded Integrator Comb (CIC) decimation (mfilt.cicinterp)
- Direct-Form Transposed FIR Polyphase Decimator (mfilt.firtdecim)

For details, see "Generating Code for Multirate Filters" in the Filter Design HDL Coder User's Guide.

#### **Cascade Filter Support**

The Filter Design HDL Coder now supports code generation for the following types of cascade filters:

- Multirate cascade of filter objects (mfilt.cascade)
- Cascade of discrete-time filter objects (dfilt.cascade)

See "Generating Code for Cascade Filters" in the Filter Design HDL Coder User's Guide for details.

### **CoeffPrefix Property Replaces CoeffName Property**

The CoeffNameproperty has been renamed to CoeffPrefix. The purpose of the CoeffPrefix remains unchanged. This property specifies a string to be used as the prefix for filter coefficient names.

#### **Compatibility Considerations**

For backward compatibility, CoeffName is still supported. Existing code that uses CoeffName will run without change. However, The MathWorks recommends updating your code to use the current property name.

# **Compatibility Summary for Filter Design HDL Coder**

This table summarizes new features and changes that might cause incompatibilities when you upgrade from an earlier version, or when you use files on multiple versions. Details are provided in the description of the new feature or change.

Version (Release)	New Features and Changes with Version Compatibility Impact
Latest Version V2.1 (R2007b)	<ul> <li>See the Compatibility</li> <li>Considerations subheading for this new feature or change:</li> <li>"MATLAB Style Rounding Mode Supported for HDL Code Generation" on page 7</li> <li>"Default Hardware Target for</li> </ul>
	Synthesis Scripts Updated to Virtex-4 " on page 8
V2.0 (R2007a)	None
V1.5 (R2006b)	<ul> <li>See the Compatibility Considerations subheading for this new feature or change:</li> <li>"ResetValue Property Merged with ResetAssertedLevel Property" on page 35</li> <li>"Clock EnableValue for Test Benches Always Active-High" on page 36</li> </ul>

Version (Release)	New Features and Changes with Version Compatibility Impact
V1.4 (R2006a)	<ul> <li>See the Compatibility</li> <li>Considerations subheading</li> <li>for this new feature or change:</li> <li>"Rounding Behavior in Generated HDL Code" on page 40</li> </ul>
V1.3 (R14SP3)	None
V1.2 (R14SP2)	<ul> <li>See the Compatibility</li> <li>Considerations subheading</li> <li>for this new feature or change:</li> <li>"InitializeRealSignals Property and GUI Option Removed" on page 43</li> </ul>
V1.1 (R14SP1)	<ul> <li>See the Compatibility Considerations subheading for this new feature or change:</li> <li>"CoeffPrefix Property Replaces CoeffName Property" on page 45</li> </ul>